Formal Methods to Generate Parallel Iterative Codes for PDE-Based Applications

Peiyi Tang
Department of Computer Science
University of Arkansas at Little Rock
Little Rock, AR 72204
ptang@titus.compsci.ualr.edu

Abstract

Developing parallel software is far more complex than traditional sequential software. An effective approach to deal with the complexity of parallel software is domain-specific programming in an abstraction higher than general-purpose programming languages. In this paper, we focus on the domain of the applications based on partial differential equations (PDE) and provide a formal framework and methods for PDE compilers to generate parallel iterative codes for the domain. We also provide a PDE compiler optimization to minimize the number of messages between parallel processors. Our framework and methods can be used to build PDE compilers to generate efficient parallel software for PDE-based applications automatically.

1. Introduction

One of the directions in which the complexity of software grows is the software for parallel computer systems. Developing parallel software is far more complex than traditional sequential software. Parallel programs are difficult to design, code and debug. There are several reasons behind it:

- Parallel programming is a significant paradigm shift from the traditional programming based on the Von Neumann machine model. Parallel programmers need to program multiple threads on multiple machines operating on multiple objects at the same time.

- Parallel programs share the resources of multiple machines whose access needs to be controlled through synchronization and communication. The share resource management, which is used to be handled by the operating system layer, now finds its way into parallel programs.

- Parallel programs are architecture dependent. Although parallel programming API standards such as MPI [1] and OpenMP [2, 3] helped ease the problem, using theses APIs still requires the understanding of the underlying architecture of the parallel machine.

One approach to deal with the complexity of parallel programming is to let parallelizing compilers transform sequential programs to parallel programs. Despite the impressive research in parallelizing compilers in the last twenty years or so, commercial parallelizing compilers are still in their infancy.

In the history of computing, abstraction and thus, multilayer approach, have always been the way to deal with the complexity of computer systems. The abstractions of computer architecture, operating system, programming language, object-oriented programming have served well in the past to reduce the complexity in developing computer applications. The difficulty of parallel programming seems to indicate that we need another layer of abstraction to cope with the complexity of parallel software. There have been efforts to raise the abstraction by adding new layers of (1) visual programming like Computationally Oriented Display Environment (CODE) [4] or (2) new parallel programming languages such as FORTRAN 90 and High-Performance FORTRAN. Both of them are general-purpose layers aimed to develop any kind of applications. In the real world, parallel computing applications can be divided to many domains. The applications in a domain usually share common structures of data and algorithms. For example, the core of PDE-based applications is the iterative loop to update a large array repeatedly, using finite differences to approximate partial differential equations (PDE). For each domain, the level of abstraction can be raised higher than parallel languages or visual programming. The resultant domain-specific language will be simple and easy to use. In addition, by taking advantage of the known structure of the computation, domain-specific compilers can optimize and generate effi-
To calculate the new value of a mesh point, we can use the iterative code basically.

The data mesh of the linear system for a PDE is implemented with a large array. The iterative code basically changes the points of the array repeatedly until the maximum error becomes less than a predefined small value \( \epsilon \).

To calculate the new value of the current point, they should be used to calculate the new value of each mesh point. Vectors \( s_1, \ldots, s_\ell \) are called the stencil vectors of the problem. The outermost while loop is called the iterative loop. \( F \) is the function to calculate the new value of each mesh point. Vectors \( s_1, \ldots, s_\ell \) are called stencil vectors and they can be derived directly from the stencil of the PDE. From the stencil vectors in \( S \), we derive two boundary vectors, \( \delta^+ \) and \( \delta^- \), to quantify the boundary area of the data mesh. Vector \( \delta^+ = (\delta^+_1, \ldots, \delta^+_n) \) is defined by

\[
\delta^+_i = \max\{s_1 \mid (s_1, \ldots, s_i, \ldots, s_n) \in S \land s_i \geq 0\} \quad (1)
\]

for each \( 1 \leq i \leq n \). Likewise, vector \( \delta^- = (\delta^-_1, \ldots, \delta^-_n) \) is defined by

\[
\delta^-_i = \max\{-s_1 \mid (s_1, \ldots, s_i, \ldots, s_n) \in S \land s_i \leq 0\} \quad (2)
\]

for each \( 1 \leq i \leq n \). Obviously, we have

\[
-\delta^- \leq \bar{s} \leq \delta^+ \quad (3)
\]

for all \( \bar{s} \in S \), and

\[
-\bar{\delta}^- \leq \bar{s} \leq \bar{\delta}^+ \quad (4)
\]

\[\]
The area consists of processors. Two processor and memory increase in proportion with a mesh divides solve the large problem with large data mesh. As the problem size vector processor declares a small array mesh for the boundary values. Its subset is the boundary of the data mesh and we represent it as the set of array elements:

\[ A = \{ A[\vec{a}] \mid \vec{1} - \delta^c \leq \vec{a} \leq \vec{N} + \delta^+ \} \] (5)

Its subset \( A_w = \{ A[\vec{a}] \mid \vec{1} \leq \vec{a} \leq \vec{N} \} \) gives the data points to be updated in each iteration of the iterative loop. The area \( A - A_w \) is the boundary of the data mesh for the boundary values.

The purpose of using parallel computers for PDE is to solve the large problem with large data mesh. As the problem size vector \( \vec{N} \) increases, the requirements of CPU cycle and memory increase in proportion with \( \prod_{i=1}^{n} N_i \). Scalable distributed memory machines like Intel Paragon, Fujitsu AP3000, and IBM ASC Blue offer both high computation rate and large virtual memory space through a large number of processors.

A distributed-memory machine is modeled as an n-dimensional array of processors:

\[ P = \{ \vec{p} \in \mathbb{Z}^n \mid \vec{1} \leq \vec{p} \leq \vec{P} \} \] (7)

where vector \( \vec{P} = (P_1, \cdots, P_n) \) is the size vector of the processor array. To simplify the discussion, we assume that \( \vec{P} \) divides \( \vec{N} \), i.e. \( N_i \text{ mod } P_i = 0 \) for each \( 1 \leq i \leq n \).

Each processor \( \vec{p} \) in the processor array \( P \) has its own local memory to implement a part of the global virtual data mesh \( A \).

Each processor can send messages to its neighbor processors. Two processor \( \vec{p}_1 \) and \( \vec{p}_2 \) are neighbors if \( |\vec{p}_1 - \vec{p}_2| \leq \vec{1} \).

To implement the global virtual data mesh \( A \), each processor declares a small array

\[ A' = \{ A'[\vec{a}'] \mid \vec{1} - \delta^c \leq \vec{a}' \leq \vec{B} + \delta^+ \} \] (8)

where \( \vec{B} = \vec{N}/\vec{P} \). Its subset

\[ A'_w = \{ A'[\vec{a}'] \mid \vec{1} \leq \vec{a}' \leq \vec{B} \} \] (9)

is the area to be updated by the local processor and is called the write area. The \( A'_w \) of all processors in \( P \) collectively implement the global virtual data array \( A_w \). Given a processor \( \vec{p} \) in \( P \), the relationship between the subscript \( \vec{a}' \) of local array element \( A'_w[\vec{a}'] \) and the subscript \( \vec{a} \) of the corresponding element \( A_w[\vec{a}] \) of the global virtual array is

\[ \vec{a} = (\vec{p} - \vec{1}) \circ \vec{B} + \vec{a}' \] (10)

where \( \circ \) is the dot-product operator between two vectors. This formula can be used to output the final result for the global virtual array from the results of local arrays of the parallel processors.

The area of \( A' - A'_w \) contains the data points which the local processor may need to read from its neighbor processors. This area is also called ghost area.

We now define the local-to-global mapping function \( G : P \times A' \rightarrow A \) as follows:

\[ G(\vec{p}, A'[\vec{a}']) = A[(\vec{p} - \vec{1}) \circ \vec{B} + \vec{a}'] \] (11)

The values of the ghost area \( A' - A'_w \) of a processor are computed by its neighbor processors. If the processor needs to read these values, they have to be sent from the neighbor processors. The directions from which to receive these values are called receive directions. They are determined by the stencil vectors \( \vec{s} \). Given a stencil vector \( \vec{s} \), the set of receive directions derived from it is

\[ D_{r,\vec{s}} = \{ \vec{a} \mid \vec{d} \in C_1 \times \cdots \times C_n \land \vec{d} \neq \vec{0} \} \] (12)

where \( C_i \) for \( i = 1, \cdots, n \) is defined by:

\[ C_i = \begin{cases} \{0, 1\} & \text{if } s_i > 0 \\ \{0\} & \text{if } s_i = 0 \\ \{0, -1\} & \text{if } s_i < 0 \end{cases} \]

For example, the receive direction set for the stencil vector \( (1, -1) \), \( D_{r,(1,-1)} \), is \( \{(1,0),(0,1),(1,-1)\} \). Fig. 3 shows the data partition among processors \( \vec{p}, \vec{p} + (1,0), \vec{p} + (1,-1) \) and \( \vec{p} + (0,-1) \), assuming \( B_1 = B_2 = 4 \). The \( \mathcal{A}'_w \) data points of processor \( \vec{p} \) are shown as filled circles, while those of its neighbor processors are shown as hollow circles. The arrows show that due to stencil vector \( (1,-1) \) processor \( \vec{p} \) needs to receive data values from its three neighbor processors at directions \( (1,0), (1,-1) \) and \( (0,-1) \).

The total set of receive directions, denoted as \( D_r \), is the union of the receive direction sets of all stencil vectors:

\[ D_r = \bigcup_{\vec{s} \in \mathcal{S}} D_{r,\vec{s}} \] (13)

The number of receive directions can be as large as \( 3^n - 1 \), where \( n \) is the number of dimensions of the problem. For
the Poison equation in Fig. 1, $D_r$ contains 8 receive directions, namely $(1,1), (0,1), (-1,1), (1,0), (-1,0), (1,-1), (0,-1), (-1,-1)$.

Now, we define the remote receive sets in the local data array $A_l$ in each processor.

**Definition 1 (Remote Read Set)** For each processor $\bar{p}$ and a receive direction vector $\bar{d} \in D_r$, the set of data points whose values need to be sent from neighbor processor $\bar{p} + \bar{d}$ is called a remote read set and denoted as $R_{\bar{d}}$. When necessary, it is also denoted as $R^\bar{d}$. In particular,

$$R_{\bar{d}} = \{ A_l(i) \mid \bar{l} \leq i \leq \bar{u} \}$$

where $\bar{l}$ and $\bar{u}$ are defined by:

$$[l_i, u_i] = \begin{cases} [B_i + 1, B_i + \delta_i^+] & \text{if } d_i > 0 \\ [1, B_i] & \text{if } d_i = 0 \\ [-\delta_i^- + 1, 0] & \text{if } d_i < 0 \end{cases}$$

for each $1 \leq i \leq n$.

If processor $\bar{p}$ needs to receive data from processor $\bar{p} + \bar{d}$ for $R^\bar{d}$ processor $\bar{p} + \bar{d}$ needs to send them in direction $-\bar{d}$. Therefore, the set of directions to send data for each processor, denoted as $D_s$, can be defined as follows:

$$D_s = \{-\bar{d} \mid \bar{d} \in D_r\}$$  

(14)

**Definition 2 (Remote Write Set)** For each processor $\bar{p}$ and a send direction vector $\bar{d} \in D_s$, the set of data points whose values need to be sent to processor $\bar{p} + \bar{d}$ is called a remote write set and denoted as $W_{\bar{d}}$. When necessary, it is also denoted as $W^\bar{d}_{\bar{d}}$. In particular,

$$W_{\bar{d}} = \{ A_l(i) \mid \bar{l} \leq i \leq \bar{u} \}$$

where $\bar{l}$ and $\bar{u}$ are defined by:

$$[l_i, u_i] = \begin{cases} [B_i - \delta_i^- + 1, B_i] & \text{if } d_i > 0 \\ [1, B_i] & \text{if } d_i = 0 \\ [1, \delta_i^+] & \text{if } d_i < 0 \end{cases}$$

for each $1 \leq i \leq n$.

It is obvious from Definition 2 that $W_{\bar{d}} \subseteq A'_w$ holds for all $\bar{d} \in D_s$.

Fig. 4 shows all the eight remote read sets and all the eight remote write sets for the two-dimensional problem. All the remote write sets are within $A'_w$ enclosed in thick lines. Note that $W_{(1,1)}$ are the subset of both $W_{(1,0)}$ and $W_{(0,1)}$.

The remote write set $W_{\bar{d}}$ of processor $\bar{p}$ and the remote read set $R_{-\bar{d}}$ of processor $\bar{p} + \bar{d}$ are the two local realizations of the same region of the global virtual array. The following lemma shows that they are mapped to the same region in the virtual array. Let us extend the memory mapping function in (11) to apply to the remote read and write sets as follows:

$$G(R^\bar{d}) = \{ G(\bar{p}, A_l([\bar{a}])) \mid A_l([\bar{a}]) \in R^\bar{d} \}$$

and

$$G(W^\bar{d}_{\bar{d}}) = \{ G(\bar{p}, A_l([\bar{a}])) \mid A_l([\bar{a}]) \in W^\bar{d}_{\bar{d}} \}$$

Given local sets $\mathcal{X}$ and $\mathcal{Y}$, we say $\mathcal{X} \supseteq \mathcal{Y}$ if $G(\mathcal{X}) = G(\mathcal{Y})$.

**Lemma 1** Given a processor $\bar{p} \in \mathcal{P}$ and a send direction vector $\bar{d} \in D_s$,

$$W^\bar{d}_{\bar{d}} \supseteq R^{\bar{p} + \bar{d}}$$

is true if $\bar{p} + \bar{d} \in \mathcal{P}$.
if $\bar{p} + (1, 0) \in \mathcal{P}$ then
    send message $\mathcal{W}_{(1,0)}$ to processor $\bar{p} + (1, 0)$
endif
if $\bar{p} - (1, 0) \in \mathcal{P}$ then
    receive a message from processor $\bar{p} - (1, 0)$
    and store it in $\mathcal{R}_{(-1,0)}$
endif

(a) Message Passing in Direction $(1, 0)$

if $\bar{p} + (0, 1) \in \mathcal{P}$ then
    send message $\mathcal{W}_{(0,1)} \cup \mathcal{F}_{2,(-1,1)} \cup \mathcal{F}_{2,(1,1)}$
    to processor $\bar{p} + (0, 1)$
endif
if $\bar{p} - (0, 1) \in \mathcal{P}$ then
    receive a message from processor $\bar{p} - (0, 1)$
    and store it in $\mathcal{R}_{(0,-1)} \cup \mathcal{R}_{(-1,-1)} \cup \mathcal{R}_{(1,-1)}$
endif

(c) Message Passing in Direction $(0, 1)$

if $\bar{p} + (1, 0) \in \mathcal{P}$ then
    send message $\mathcal{W}_{(-1,0)}$ to processor $\bar{p} + (1, 0)$
endif
if $\bar{p} - (0, 1) \in \mathcal{P}$ then
    receive a message from processor $\bar{p} - (0, 1)$
    and store it in $\mathcal{R}_{(1,1)}$
endif

(b) Message Passing in Direction $(-1, 0)$

if $\bar{p} + (0, -1) \in \mathcal{P}$ then
    send message $\mathcal{W}_{(0,-1)} \cup \mathcal{F}_{2,(-1,1)} \cup \mathcal{F}_{2,(1,1)}$
    to processor $\bar{p} + (0, -1)$
endif
if $\bar{p} - (1, 1) \in \mathcal{P}$ then
    receive a message from processor $\bar{p} - (1, 1)$
    and store it in $\mathcal{R}_{(0,1)} \cup \mathcal{R}_{(-1,1)} \cup \mathcal{R}_{(1,1)}$
endif

(d) Message Passing in Direction $(0, -1)$

To save the space, the proofs of all the lemmas in this paper are omitted. They can be found in [5].

Although $\mathcal{W}_{\bar{d}}^\mathcal{P}$ and $\mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$ are mapped to the same data points in the global virtual array, they may not necessarily have the same values. In order to implement the global virtual array correctly, the new values of $\mathcal{W}_{\bar{d}}^\mathcal{P}$ needs to be sent from processor $\bar{p}$ to processor $\bar{p} + \bar{d}$ and stored in $\mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$. After this message in direction $\bar{d}$ is sent and received, $\mathcal{W}_{\bar{d}}^\mathcal{P}$ and $\mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$ will have the save values and we denote this assertion as

$\mathcal{W}_{\bar{d}}^\mathcal{P} \uparrow \bar{d} = \mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$.

The parallel iterative code to run on each processor $\bar{p} \in \mathcal{P}$ is shown in Fig. 5. This is a SPMD (Simple Program Multiple Data) parallel program and every processor runs the same program with a distinct processor identity vector $\bar{p}$. After the nested for loop completes the computation of new values for $\mathcal{W}_{\bar{d}}^\mathcal{P}$, every processor sends the message in each direction $\bar{d} \in \mathcal{D}_s$ (except for the direction such that $\bar{p} + \bar{d}$ does not exist) to make $\mathcal{W}_{\bar{d}}^\mathcal{P} \downarrow \bar{d} = \mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$ true. After all the messages are sent and received, we will have $\mathcal{W}_{\bar{d}}^\mathcal{P} \downarrow \bar{d} = \mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$ for all $\bar{d} \in \mathcal{D}_s$ and all $\bar{p}, \bar{p} + \bar{d} \in \mathcal{P}$. Therefore, when the new iteration of the iterative loop starts, each processor has the valid values in all its remote read sets $\mathcal{R}_{\bar{d}} \downarrow (\bar{d} \in \mathcal{D}_r)$ it needs.

3. Minimizing Message Passing

The number of messages passed the parallel iterative code in Fig. 5 is determined by the number of direction vectors in $\mathcal{D}_s$. For the $n$-dimensional PDE, this number can be as large as $3^n - 1$. In this section, we will show a transformation to reduce the number of messages from $3^n - 1$ to $2n$ and $\mathcal{W}_{\bar{d}}^\mathcal{P} \downarrow \bar{d} = \mathcal{R}_{\bar{d}}^{\mathcal{P}+\bar{d}}$ still hold for all $\bar{d} \in \mathcal{D}_s$ and all $\bar{p}, \bar{p} + \bar{d} \in \mathcal{P}$ at the end of every iteration.

We divide the direction vectors in $\mathcal{D}_s$ into elementary and non-elementary ones. A direction vector $\bar{d} \in \mathcal{D}_s$ is elementary if it has only one non-zero element. A message sent along an elementary direction is called an elementary message.

The basic idea to reduce the number of messages in the parallel iterative codes is to piggy-back the non-elementary messages onto the elementary ones so that non-elementary messages no longer need to be sent directly. There are maximally only $2n$ elementary messages.

Let us use the two-dimensional iterative code to illustrate the idea of piggy-backing non-elementary messages. Suppose that the remote write sets need to be sent in all eight directions, i.e. $\mathcal{D}_s = \{ \bar{d} \mid |\bar{d}| \leq 1 \land \bar{d} \neq \bar{0} \}$. Fig. 4 shows the eight remote write sets and the eight remote read sets in every processor. The message passing starts with sending the message in the elementary direction $(1, 0)$ of the first dimension. Its code is shown in Fig. 6(a). Note
let the current processor be $\bar{p}$
while maximum error $\geq \epsilon$
for $i_1 = 1, B_1$
  ... 
for $i_n = 1, B_n$
  $A'(\bar{t}_i) = F(A'(\bar{t}_i), A'(\bar{t}_i + \bar{s}_1), \ldots, A'(\bar{t}_i + s_n))$
  update the maximum error 
endfor
  ...
for $k = 1, n$
  if $\bar{p} + \bar{e}_k \in P \wedge \bar{e}_k \in D_0$ then
    send message $W_{\bar{e}_k} \cup \bigcup_{g_i \neq 0} F_{\bar{k}, (g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
    to processor $\bar{p} + \bar{e}_k$
  endif
  if $\bar{p} - \bar{e}_k \in P \wedge -\bar{e}_k \in D_0$ then
    receive a message from processor $\bar{p} - \bar{e}_k$ and store the received $W_{\bar{e}_k}$
    to $R_{-\bar{e}_k}$ and for each $(g_1, \ldots, g_{k-1}) \neq 0$
    store the received $F_{\bar{k}, (g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
    in $R_{(g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
  endif
endif
  if $\bar{p} - \bar{e}_k \in P \wedge -\bar{e}_k \in D_0$ then
    send message $W_{-\bar{e}_k} \cup \bigcup_{g_i \neq 0} F_{\bar{k}, (g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
    to processor $\bar{p} - \bar{e}_k$
  endif
  if $\bar{p} + \bar{e}_k \in P \wedge -\bar{e}_k \in D_0$ then
    receive a message from processor $\bar{p} + \bar{e}_k$ and store the received $W_{-\bar{e}_k}$
    to $R_{-\bar{e}_k}$ and for each $(g_1, \ldots, g_{k-1}) \neq 0$
    store the received $F_{\bar{k}, (g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
    in $R_{(g_1, \ldots, g_{k-1}, 1, 0, \ldots, 0)}$
  endif
endfor
endwhile

Figure 7. Rationale of Forward Set

Figure 8. Parallel Iterative Code with Minimum Message Passing

that both $W_{(1,1)}$ and $W_{(1,-1)}$ are subsets of $W_{(1,0)}$. After $W_{(1,0)}$ of processor $\bar{p}$ is sent and received by processor $\bar{p} + (1, 0)$, $W_{\bar{p}}$ and $W_{(1,-1)}$ are already in $R_{(1,0)}$ of processor $\bar{p} + (1, 0)$, i.e. $R_{\bar{p} + (1,0)}$. The areas in $R_{(1,0)}$ of processor $\bar{p} + (1, 0)$ which have the values of $W_{(1,1)}$ and $W_{(1,-1)}$ of processor $\bar{p}$ are called forward sets and denoted as $F_{(2,1)}$ and $F_{(2,-1)}$ in Fig. 4, respectively. Next, each processor sends its $W_{(1,0)}$ along another elementary direction $(1, 0)$ of the first dimension as shown in Fig. 6(b). In particular, after processor $\bar{p} + (1, 0)$ receives $W_{(1,0)}$ from processor $\bar{p} + (1, 0)$, the values of $W_{\bar{p} + (2,0)}$ and $W_{\bar{p} + (2,-1)}$ are already in the forward sets $F_{(2,1)}$ and $F_{(2,-1)}$ of processor $\bar{p} + (1, 0)$, respectively, as parts of its $R_{(1,0)}$ (see Fig. 4).

Then each processor sends messages along the elementary directions of the second dimension, namely, $(0, 1)$ and $(0, -1)$. When sending $W_{(0,1)}$ along direction $(0, 1)$, each processor piggy-backs its $F_{(2,1)}$ and $F_{(2,-1)}$ to $W_{(0,1)}$ and send the combined message along the direction $(0, 1)$ as shown in Fig. 6(c). In particular, processor $\bar{p} + (1, 0)$ sends its $W_{(0,1)}$ as well as its $F_{(2,1)}$ and $F_{(2,-1)}$ (see Fig. 4 for these areas) in one message to processor $\bar{p} + (1, 0) + (0, 1)$. When processor $\bar{p} + (1, 0) + (0, 1)$ receives the message, it stores the received $W_{(0,1)}$ in its $R_{(0,-1)}$ and the received $F_{(2,1)}$ and $F_{(2,-1)}$ in its $R_{(0,-1)}$ and $R_{(1,-1)}$, respectively. Recall that $F_{(2,-1)}$ carries the values of $W_{(1,1)}$ from processor $\bar{p}$. Therefore, $W_{\bar{p} + (1,0)}$ has been indirectly passed and stored in $R_{\bar{p} + (1,1)}$. This is exactly what the message passing of processor $\bar{p}$ in the non-elementary direction $(1, 1)$ is supposed to do. The second message passing in the second dimension is shown in Fig. 6(d).

After all the four messages as above are passed, all the non-elementary messages of every processor have been indirectly forwarded and stored in the corresponding remote read sets of the destination processors.

The storages to store the non-elementary messages to be forwarded to their final destinations are called forward sets and defined as follows:

**Definition 3 (Forward Set)**

Given an $n$-vector $\bar{g}$ such that $|\bar{g}| \leq \bar{l} \wedge \bar{g} \neq 0$ and an integer $k$ such that $1 \leq k \leq n$, the forward set $F_{k, \bar{g}}$ in each processor is defined as follows:

$$F_{k, \bar{g}} = \{ A'(\bar{t}) | \bar{l} \leq \bar{t} \leq \bar{u} \}$$

where $\bar{l}$ and $\bar{u}$ are defined by:

$$[l_i, u_i] =$$

| $B_i + 1, B_i + \delta_i^+$ | if $i < k \wedge g_i = 1$ |
| $[-\delta_i^- + 1, 0]$ | if $i < k \wedge g_i = -1$ |
| $1, B_i$ | if $g_i = 0$ |
| $B_i - \delta_i^- + 1, B_i$ | if $i \geq k \wedge g_i = 1$ |
| $1, \delta_i^+$ | if $i \geq k \wedge g_i = -1$ |
for each $1 \leq i \leq n$.

As usual, we use $\mathcal{F}_{k,\tilde{g}}^\tilde{p}$ to denote the $\mathcal{F}_{k,\tilde{g}}$ of processor $\tilde{p}$. The definition of $\mathcal{F}_{k,\tilde{g}}^\tilde{p}$ is split to two sections: the first $k - 1$ dimensions (i.e., for $i < k$) and the rest $n - k + 1$ dimensions (i.e., for $i \geq k$). The definition for the first $k - 1$ dimensions is the same as the remote read set, while the definition of the rest $n - k + 1$ dimensions is the same as the remote write set. The rationale behind the forward set is that $\mathcal{F}_{k,\tilde{g}}^\tilde{p}$ is the storage to store $\mathcal{W}_{\tilde{g}}^{d_1+}(-g_k,\ldots,-g_{k-1},0,\ldots,0)$ originated in processor $\tilde{p}+(-g_1,\ldots,-g_{k-1},0,\ldots,0)$. And it will be forwarded further to processor $\tilde{p}+(0,\ldots,0,g_k,\ldots,g_n)$ and stored in $\mathcal{R}_{\tilde{g}}^{d_1+}(0,\ldots,0,g_k,\ldots,g_n)$. This process of message forwarding is illustrated by the solid arrows in Fig. 7. The direct message passing in direction $\tilde{g}=(g_1,\ldots,g_k-1,g_k,\ldots,g_n)$ for $\mathcal{W}_{\tilde{g}}^{d_1+}(-g_k,\ldots,-g_{k-1},0,\ldots,0)$ to $\mathcal{R}_{\tilde{g}}^{d_1+}(0,\ldots,0,g_k,\ldots,g_n)$ illustrated by the dash arrow in Fig. 7 will not be necessary anymore.

The parallel iterative code with the reduced message passing is shown in Fig. 8, where we use $e_k^i$ to denote the $k$-th elementary vector, i.e. $e_k^i \equiv 1$ and $e_k^i \equiv 0$ for all $j \neq k$ and $1 \leq i \leq n$. Messages are sent only along at most $2n$ elementary directions in the order of $e_1^i, \ldots, e_n^1, -e_n^i, \ldots, -e_1^i$. Each message is a union of the original elementary message, $\mathcal{W}_{\tilde{g}}^i$, or $\mathcal{W}_{-\tilde{g}}^i$, with a collection of forward sets, $\bigcup_{(g_1,\ldots,g_k-1)\in\mathcal{F}_{k,\tilde{g}}^\tilde{p}}\mathcal{F}_{k,(g_1,\ldots,g_k-1),1,0,\ldots,0}$ or $\bigcup_{(g_1,\ldots,g_k-1)\notin\mathcal{F}_{k,\tilde{g}}^\tilde{p}}\mathcal{F}_{k,(g_1,\ldots,g_k-1),1,0,\ldots,0}$ respectively. When $k = 1$, both $\bigcup_{(g_1,\ldots,g_k-1)\in\mathcal{F}_{k,\tilde{g}}^\tilde{p}}\mathcal{F}_{k,(g_1,\ldots,g_k-1),1,0,\ldots,0}$ and $\bigcup_{(g_1,\ldots,g_k-1)\notin\mathcal{F}_{k,\tilde{g}}^\tilde{p}}\mathcal{F}_{k,(g_1,\ldots,g_k-1),1,0,\ldots,0}$ are empty, because the $(g_1,\ldots,g_k-1) \notin \mathcal{F}_{k,\tilde{g}}^\tilde{p}$ do not exist.

Notice that we store the received $\mathcal{F}_{k,(g_1,\ldots,g_k-1),1,0,\ldots,0}$ in $\mathcal{R}_{(g_1,\ldots,g_k-1),1,0,\ldots,0}$. This is because they are mapped to the same area in the global virtual array, as implied by the following lemma.

**Lemma 2** Given a processor $\tilde{p}$, integer $1 \leq k \leq n$ and vector $(g_1,\ldots,g_k,0,\ldots,0)$ such that $g_k \neq 0$,

$$\mathcal{F}_{k,(g_1,\ldots,g_k-1),g_k,0,\ldots,0} \subseteq \mathcal{R}_{(g_1,\ldots,g_k-1),-g_k,0,\ldots,0}^{d_1+}$$

holds.

The next theorem establishes the correctness of parallel iterative code in Fig. 8. That is, at the end of every iteration of the iterative loop, $\mathcal{W}_{\tilde{g}}^{d_1+} \subseteq \mathcal{R}_{\tilde{g}}^{d_1+\tilde{d}}$ is true for every processors $\tilde{p}, \tilde{p}+\tilde{d} \in \mathcal{P}$ and every $\tilde{d} \in \mathcal{D}_s$.

**Theorem 1** Given a non-elementary send direction vector $\tilde{d}=(\cdots,d_{i_k},\ldots,d_{i_2},\ldots,d_{i_1},\ldots)$, where $d_{i_j}$ ($j=1,\ldots,k$) are the only $k$ ($2 \leq k \leq n$) non-zero elements of $\tilde{d}$ and $i_1 < \cdots < i_k$, after all the elementary messages in Fig. 8 are passed, the following assertions are true:

$$\mathcal{W}_{\tilde{g}}^{d_1+} \subseteq \mathcal{R}_{\tilde{g}}^{d_1+\tilde{d}}$$

where vector $d_{i_j}$ is the elementary direction vector $(0,\ldots,0,d_{i_j},0,\ldots,0)$, i.e. $d_{i_j} = d_{i_j} e_{i_j}$.

**Proof:** See the Appendix of this paper.

According to the definitions of direction vectors in $\mathcal{D}_s$, $\mathcal{D}_r$ and $\mathcal{D}_{r,\tilde{g}}$ (see (14), (13) and (12)), if $\tilde{d}=(\cdots,d_{i_1},\ldots,d_{i_2},\ldots,d_{i_k},\ldots)$ is in $\mathcal{D}_s$, the elementary send directions $d_{i_j}$ ($j=1,\ldots,k$) are also in $\mathcal{D}_s$. Therefore, each processor will send messages in the directions $d_{i_j}$ in the order of $j=1,\ldots,k$. Theorem 1 says that the non-elementary message $\mathcal{W}_{\tilde{g}}^{d_1+}(-d_{i_1},\ldots,d_{i_2},\ldots,d_{i_k},\ldots)$ will be forwarded by the elementary messages in directions $d_{i_j}$ ($j=1,\ldots,k$) and stored in the corresponding forward set in $\mathcal{R}_{\tilde{g}}^{d_1+\tilde{d}}$.

In other words, after all the messages in the code in Fig. 8 are finished by all processors, we have $\mathcal{W}_{\tilde{g}}^{d_1+} \subseteq \mathcal{R}_{\tilde{g}}^{d_1+\tilde{d}}$ for all $\tilde{d} \in \mathcal{D}_s$ and all $\tilde{p}, \tilde{p}+\tilde{d} \in \mathcal{P}$.

It is not difficult to see that the number of messages in Fig. 8 cannot be reduced further. According to Theorem 1, all the non-elementary messages will be piggy-backed and forwarded by the elementary messages to their final destinations. This is because every non-elementary direction can be decomposed to a summation of elementary directions. On the other hand, any elementary direction cannot be decomposed to a summation of other elementary directions. Therefore, every elementary message in Fig. 8 is essential and cannot be piggy-backed and forwarded.

### 4. Simplify Minimum Message Passing Parallel Iterative Codes

In this section, we further simplify the parallel iterative code in Fig. 8 by combining the multiple sets of a message to one set to minimize message packing and unpacking.
We define the extended remote write set as follows:

**Definition 4 (Extended Remote Write Set)** Given an elementary send direction in the k-th dimension $(0, \cdots, 0, d_k, 0, \cdots, 0)$, its extended remote write set, denoted as $\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$, is

$$\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0) = \{ A^i[\vec{i}] \mid \vec{i} \leq \vec{u} \}$$

where $\vec{i}$ and $\vec{u}$ are defined by:

$$[i_1, u_1] = \begin{cases} 
[-\delta^e_i + 1, B_i + \delta^e_i] & \text{if } i < k \\
[B_i - \delta^e_i + 1, B_i] & \text{if } i = k \land d_k = 1 \\
[1, 1 + \delta^e_i] & \text{if } i = k \land d_k = -1 \\
[1, B_i] & \text{if } i > k 
\end{cases}$$

for each $1 \leq i \leq n$.

The following lemma shows that the extended remote write set $\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$ is exactly what needs to be sent in elementary direction $(0, \cdots, 0, d_k, 0, \cdots, 0)$ in the code in Fig. 8.

**Lemma 3** Given an elementary send direction in the k-th dimension $(0, \cdots, 0, d_k, 0, \cdots, 0)$, $\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0) = \mathcal{W}(0, \cdots, 0, d_k, 0, \cdots, 0) \cup \bigcup_{(g_1, \cdots, g_{k-1}) \neq \vec{0}} \mathcal{F}_k(0, g_1, \cdots, g_{k-1}, d_k, 0, \cdots, 0) \cup \bigcup_{g_k = 0} \mathcal{F}_k(0, g_1, \cdots, g_{k-1}, d_k, 0, \cdots, 0)$ is true.

Therefore, the messages to be sent in the code in Fig. 8 can be simplified to $\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$ as one set and no message packing is needed.

Similarly, we can combine all the remote read sets in the message receive code in Fig. 8 into an extended remote read set defined as follows to save message unpacking.

**Definition 5 (Extended Remote Read Set)** Given an elementary receive direction in the k-th dimension $(0, \cdots, 0, d_k, 0, \cdots, 0)$, its extended remote read set, denoted as $\mathcal{R}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$, is

$$\mathcal{R}_e(0, \cdots, 0, d_k, 0, \cdots, 0) = \{ A^i[\vec{i}] \mid \vec{i} \leq \vec{u} \}$$

where $\vec{i}$ and $\vec{u}$ are defined by:

$$[i_1, u_1] = \begin{cases} 
[-\delta^e_i + 1, B_i + \delta^e_i] & \text{if } i < k \\
[B_i - \delta^e_i + 1, B_i] & \text{if } i = k \land d_k = 1 \\
[-\delta^e_i + 1, 0] & \text{if } i = k \land d_k = -1 \\
[1, B_i] & \text{if } i > k 
\end{cases}$$

for each $1 \leq i \leq n$.

The following lemma shows that the extended remote read set $\mathcal{R}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$ is exactly where to store the message received from elementary direction $(0, \cdots, 0, d_k, 0, \cdots, 0)$ in the code in Fig. 8.

**Lemma 4** Given an elementary receive direction in the k-th dimension $(0, \cdots, 0, d_k, 0, \cdots, 0)$, $\mathcal{R}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$ is equivalent to the code shown in Fig. 9. According to Lemma 3 and Lemma 4, the simplified parallel code in Fig. 9 is equivalent to that in Fig. 8.

Let the current processor be $\vec{p}$

while maximum error $\geq \epsilon$

for $i_1 = 1, B_1$

... for $i_n = 1, B_n$

... endfor

endfor

for $k = 1, n$

if $\vec{p} + e_k \in \mathcal{P} \land e_k \in \mathcal{D}_k$ then

send message $\mathcal{W}_e(0, \cdots, 0, d_k, 0, \cdots, 0)$

end if

if $\vec{p} + e_k \in \mathcal{P} \land e_k \in \mathcal{D}_k$ then

receive a message from processor $\vec{p} + e_k$

end if

end for

end while

---

\(^1\)Message packing is an operation to copy various data sets to a message before sending.

\(^2\)Message unpacking is the reverse of message packing.

**Figure 9. Simplified Parallel Iterative Code with Minimum Message Passing**

We have done preliminary experiments to verify the impact of minimizing message passing on parallel execution times. We manually implemented the Poisson equation of the 9-point stencil using both codes in Fig. 5 and Fig. 9 and run them on a PC cluster with $4 \times 4$ processors. The execution times per iteration in milli-seconds are shown as follows:

<table>
<thead>
<tr>
<th>size(N)</th>
<th>40</th>
<th>80</th>
<th>120</th>
<th>160</th>
<th>200</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fig. 5</td>
<td>1.600</td>
<td>1.705</td>
<td>1.922</td>
<td>2.152</td>
<td>2.472</td>
</tr>
<tr>
<td>Fig. 9</td>
<td>0.924</td>
<td>1.056</td>
<td>1.224</td>
<td>1.438</td>
<td>1.749</td>
</tr>
</tbody>
</table>
which gives the speed-ups between 1.731 and 1.416.

5. Related Work

The work on manually parallelizing the iterative codes for PDE or PDE-based applications can trace back to the early work of the red/black algorithm by J. M. Ortega and R. G. Voight in 1980’s [6]. As pointed by G. Fox et al. in [7], parallelizing the sequential Gauss-Seidel/SOR by partitioning the data space among parallel processors would amount to a kind of hybrid between the Jacobi and Gauss-Seidel/SOR methods. Although, the resultant parallel algorithm is not pure Gauss-Seidel/SOR methods anymore, people have been taking this approach to solving PDEs in parallel machines all the time. The more recent work in parallel algorithm of PDE [8] focuses on overlapping the computation with message passing rather than minimizing the number of messages. All the efforts above are for manual coding of the parallel iterative codes rather than automatic parallel code generation.

The general idea of using message piggy-backing to reduce the number of messages in distributed-memory machines was first introduced in [9], but no formal algorithm and methods were given.

Project CTADEL [10] is the most recent effort to build a PDE compiler for PDE-based applications. It did not provide its formal framework and methods, nor did it mention any message passing optimization.

6. Conclusion

We have shown in this paper a formal framework and methods to generate efficient parallel iterative codes for the domain of PDE-based applications. We have also shown a message passing optimization which can reduce the number of messages from as large as 3^n − 1 to the minimum 2n for the high-order PDE or the second-order PDE using high-order finite differences. The formal framework and methods in this paper laid the foundation for building PDE compilers to generate efficient PDE parallel codes automatically.

References


Appendix (Proof of Theorem 1)

In this Appendix, we provide the proof of Theorem 1. First we need to introduce a few lemmas. Their proofs are omitted and can be found in [5].

Lemma 5 Given two send direction vectors $\vec{d}$ and $\vec{d'}$, $W_{\vec{d}} \subseteq W_{\vec{d'}}$ is true if $d_j \neq 0 \land d'_j = 0$ and $d_k = d'_k$ for all $k \neq j$.

Lemma 6 Given a $\vec{p} \in \mathcal{P}$, a $\vec{g}$ such that $|\vec{g}| \leq \vec{1}$ and any $1 \leq k \leq n$,

$$W_{(g_1, \cdots, g_{k-1}, 0, \cdots, 0)}^{\vec{p}} = \mathcal{P}_{k,\vec{p}}^{\vec{f}+(g_1, \cdots, g_{k-1}, 0, \cdots, 0)}$$

is true if $\vec{p} + (g_1, \cdots, g_{k-1}, 0, \cdots, 0) \in \mathcal{P}$.
Lemma 7  Given a \( \bar{p} \in \mathcal{P} \), a \( \bar{g} \) such that \( |\bar{g}| \leq 1 \) and any \( 1 \leq k < n \),
\[
\mathcal{F}_{k+1, (g_1, \ldots, g_k, \ldots, g_n)} \subseteq \mathcal{F}_{k+1, (0, \ldots, 0, g_k, 0, \ldots, 0)}
\]
is true if \( \bar{p} + (0, \ldots, 0, g_k, 0, \ldots, 0) \in \mathcal{P} \).

Now we prove Theorem 1 by using mathematical induction. Consider the base case of \( k = 2 \) first. We have \( d = (d_1, d_2, d_3, \ldots) \). In the following, dots \( \cdots \) between \( d_{i+1} \) and \( d_{i+j} \) in vectors always represent contiguous 0s. According to the parallel code in Fig. 8, \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \) is sent to processor \( \bar{p} + d_i \) and stored in \( \mathcal{R}_{\bar{p}+d_i} \). Thus, we have
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{R}_{\bar{p}+d_i}
\]
Since \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \) is a subset of \( \mathcal{W}_{d_1, \ldots, d_{i-1}, \ldots} \), according to Lemma 5, it is already in processor \( \bar{p} + d_i \). According to Lemma 6, it must have been stored in \( \mathcal{F}_{i+1, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) and we have
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{F}_{i+1, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)}
\]
According to Lemma 7, \( \mathcal{F}_{i+1, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) is the same as \( \mathcal{F}_{i+2, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) because the \((i + 1)\)-th element of \((\ldots, d_{i+1}, \ldots, d_{i+1}, \ldots)\) is 0. Thus, we have
\[
\mathcal{F}_{i+1, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \equiv \mathcal{F}_{i+2, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \equiv \cdots \equiv \mathcal{F}_{i+j, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)}
\]
because \( d_j = 0 \) for all \( i_1 < j < i_2 \). According to the parallel code in Fig. 8, \( \mathcal{F}_{i_{j+1}, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) is then piggy-backed onto \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \) and sent to processor \( \bar{p} + d_{i_1} + d_{i_2} \), because it is one of the forward sets in the union due to \( d_1 \neq 0 \). \( \mathcal{F}_{i_{j+1}, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) is stored in \( \mathcal{R}_{\bar{p}+d_{i_1}+d_{i_2}} \) after it is received and we have
\[
\mathcal{F}_{i_{j+1}, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \equiv \mathcal{R}_{\bar{p}+d_{i_1}+d_{i_2}}
\]
Now consider the general cases of \( k > 2 \). According to the inductive assumption, we already have
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots}
\]
and any
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots}
\]
after the message passing in the first \( k - 1 \) elementary directions, \( d_1, \ldots, d_{i_k} \). According to Lemma 5, \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \) is a subset of \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \). Therefore, it is already in each of the sets shown above. That is, we have
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots}
\]
Using the same analysis in the base case, we have
\[
\mathcal{F}_{i+1, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \equiv \mathcal{F}_{i+2, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \equiv \cdots \equiv \mathcal{F}_{i+j, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)}
\]
in the last message passing in direction \( d_{i_k} \), \( \mathcal{F}_{i_{j+1}, (d_1, \ldots, d_{i-1}, d_{i+1}, \ldots)} \) is piggy-backed to \( \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \), sent to processor \( \bar{p} + d_{i_{j+1}} + \cdots + d_{i_k} + d_{i_k} \) and stored in \( \mathcal{R}_{\bar{p}+d_{i_{j+1}}+\cdots+d_{i_k}+d_{i_k}} \). Now we have
\[
\mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots} \equiv \mathcal{W}_{d_1, \ldots, d_{i-1}, d_{i+1}, \ldots}
\]
We have completed the induction step from \( k - 1 \) to \( k \). That proves the theorem.